文章名稱引用次數

• FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability21
• Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures19
• Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K14
• Cryogenic Temperature Characterization of a 28-nm FD-SOI Dedicated Structure for Advanced CMOS and Quantum Technologies Co-Integration11
• Hysteresis Reduction in Negative Capacitance Ge PFETs Enabled by Modulating Ferroelectric Properties in HfZrOx11
• Tunneling Transistors Based on MoS2/MoTe2 Van der Waals Heterostructures11
• Direct Correlation of Ferroelectric Properties and Memory Characteristics in Ferroelectric Tunnel Junctions10
• Ferroelectric HfO2 Tunnel Junction Memory With High TER and Multi-Level Operation Featuring Metal Replacement Process10
• Development and Fabrication of AlGaInP-Based Flip-Chip Micro-LEDs10
• Experimental Investigations of State-of-the-Art 650-V Class Power MOSFETs for Cryogenic Power Conversion at 77K10